ABSTRACT This paper proposed a second harmonic capacitor voltage eliminating controller (SHCVEC) for capacitor voltage fluctuation suppression of modular multilevel converters (MMCs). The proposed controller consists of two PI controllers, namely the outer controller and the inner controller. The outer controller determines the reference value of the circulating current, and the inner controller generates the circulating current in each arm. The second harmonic capacitor voltage is controlled to zero by the outer PI controller, so there will be no static error between the generated second harmonic capacitor voltage and its reference value, which is the main improvement compared to other conventional methods. The PSCAD/EMTDC simulation verification of SHCVEC is carried out based on a 2-terminal MMC-HVDC system, and the effectiveness and feasibility of the proposed controller are proved. Furthermore, a comparison in terms of capacitor voltage fluctuation and rms arm current is made between the SHCVEC and the conventional circulating current suppressing controller, and the results demonstrate that the capacitor voltage fluctuation could be significantly reduced with only a small increase of rms arm current.
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I. INTRODUCTION
Benefit from the development of power electronic technology, the high voltage direct current (HVDC) system based on modular multilevel converter (MMC) topology has attracted widespread attention. Due to the modular construction, the series connection of power electronic devices is avoided. Therefore the difficulty of dynamic voltage equalization in manufacturing is solved [1] - [3] . In addition, MMC has many other advantages, such as low harmonics, low switching frequency and the ability to separately control active and reactive power. All these characters make MMC a competitive topology for applications in HVDC systems [4] - [7] . With the rapid growth of power demand and the large development of renewable energy, many applications, such as large-scale offshore wind farm integration and bulk power transmission over a long distance, have placed higher requirements on the voltage level and transmission capacity of the MMC-HVDC systems. Therefore, the use of MMC in highvoltage and high-power occasions is an inevitable trend in the future [8] . However, the weight, dimension and cost of MMC will increase rapidly with the growth of voltage level and transmission capacity. These factors limit the application of MMC on some occasions, especially large cities with limited land resources and offshore platform with limited space and load bearing capacity. Therefore, research on the light MMC with less weight, dimension and cost is necessary for the promotion of MMC in more fields.
It should be noted that the submodule (SM) capacitor accounts for a large proportion of the dimension and weight of an SM. Therefore reducing the SM capacitance is a viable way to reduce the weight and dimension of MMC. Since the selection of the SM capacitor is based on the range of capacitor voltage fluctuation [9] , the decrease of SM capacitance and eventually the light MMC could be realized by suppressing the capacitor voltage fluctuation. Theoretically, there are two methods to suppress the capacitor voltage fluctuation:
1) The first method is applying capacitor voltage balancing algorithms. The capacitor voltage balancing algorithm with the strongest voltage fluctuation suppression capability has already been proposed in [2] and [10] . Subsequent research in this area mainly focuses on the reduction of switching frequency and computational time-consuming [11] - [14] . Therefore, it is difficult to further suppress capacitor voltage fluctuation with this method.
2) The second method is to control the circulating current. The relationship between the circulating current and capacitor voltage has been studied in [15] and [16] . And it is demonstrated that the proper control of the circulating currents can suppress the capacitor voltage fluctuation well. Therefore, compared to the first method, the circulating current control is more effective for capacitor voltage fluctuation suppression.
The literature about circulating current control mainly focuses on two aspects: what kind of circulating current to inject and how to determine the reference value of circulating current. For the first aspect, existing circulating current controller can be mainly divided into two types, the first type is designed for eliminating the second harmonic of circulating currents [17] - [20] , while the second type is designed to control the circulating currents to a certain extent [21] - [26] . Various methods are proposed to implement the first type of circulating current controller, such as the proportionalintegral (PI) controller [17] , [18] , the proportional-resonant (PR) controller [19] , and the repetitive controller [20] . The first type controller reduces the rms arm currents and power losses of the MMC by eliminating the second harmonic circulating currents, and it also suppresses the capacitor voltage fluctuation. However, the capacitor voltage fluctuation can be further reduced by the second type of circulating current controller. In [21] , a second harmonic circulating current is injected and the reference value of the circulating current is determined by an extensive lookup table including the amplitude and phase of the output currents. In [22] , [23] , a fourth harmonic is also injected into the circulating current to further reduce the capacitor voltage fluctuation, but the determination of the reference value still relies on an extensive lookup table. To avoid the use of the lookup table, reference [24] and [25] proposed a method to obtain the reference value of circulating current from the instantaneous values of the output current and modulation signal of the phase leg. Reference [26] proposed another method in which the reference value of the circulating current is obtained from the angle of differential mode arm voltage and the instantaneous values of the output currents and modulation index. In these methods, the reference values of circulating current are calculated directly from the measured instantaneous voltages and currents. However, there will be a static error between the generated capacitor voltage and the theoretical value if the measuring error exists.
In this paper, a second harmonic capacitor voltage eliminating controller (SHCVEC) is proposed to control the circulating currents of MMC. The SHCVEC consists of an outer controller and an inner controller. In the outer controller, the second harmonic capacitor voltage is directly controlled by a PI controller to obtain the reference value of circulating current. And the inner controller generates the circulating current in each arm based on the reference value from the outer controller. Compared with those existing circulating current controllers proposed in [21] - [26] , the main improvement of the SHCVEC is that the reference value of the circulating current is determined by a PI controller. And in this PI controller, the second harmonic capacitor voltage is directly controlled to zero. Therefore the second harmonic of capacitor voltage can be completely eliminated without a static error, which is the main innovation of the SHCVEC.
The rest of this paper is organized as follows. Section II studies the mathematical model of MMC based on the average switching function. In Section III, the relationship between the arm average capacitor voltage and the circulating current is analyzed. And the structure of the proposed controller is introduced. In Section IV, the simulation studies in PSCAD/EMTDC are presented to verify the effectiveness and feasibility of the proposed controller. In Section V, comparison between the SHCVEC and the circulating current suppressing controller (CCSC) [17] in terms of the capacitor voltage fluctuation and rms arm currents are presented. The conclusions are given in Section VI. Fig. 1 shows the basic structure of a three-phase MMC. The converter consists of six arms, each having a series connection of N half-bridge SMs and one reactor L 0 , and the upper and lower arms in the same phase comprise a phase unit. Each SM is composed of two IGBT switches, two anti-parallel diodes, and a capacitor C. U dc is the dc-bus voltage, and I dc is the dc current. u vj ( j = a, b, c) is the ac-side phase to ground voltage of phase j at point V. P v and Q v are the active power and reactive power of MMC respectively. u pj and u nj (j = a,b,c) is the upper arm voltage and lower arm voltage of phase j respectively. i vj is the output current of phase j flowing from MMC to AC side, and can be expressed as:
II. MATHEMATICAL MODEL OF MMC
where ϕ v is the initial phase of i va and I vm is the amplitude of i vj .
According to the analytical model, E pj and E nj in each phase unit are equipotential points under fundamental frequency condition [9] . Therefore the single-phase equivalent circuit of MMC under fundamental frequency condition can be obtained as Fig.2 . Then the common and differential mode component of arm voltage can be derived as (2) . The voltage modulation index is defined as
where U diffm is the amplitude of the fundamental frequency voltage of u diffj . Take phase a as an example, the arm voltage can be expressed as follows by substituting (3) into (2).
Define the average switching functions of upper arm and lower arm as
where S pa,i and S na,i are the switching function for the ith SM in the upper arm and lower arm respectively. When S pa,i = 1 VOLUME 7, 2019 (or S na,i = 1), the SM is working in the on-state; when S pa,i = 0 (or S na,i = 0), the SM is working in the off-state. Then the arm voltage of phase a can be expressed in another form:
where u cpa,i and u cna,i denote the capacitor voltage of the ith SM in the corresponding arm. u cpa,i and u cna,i denote the ac ripple voltage of the ith SM in the corresponding arm. And U crated denotes the rated capacitor voltage which can be expressed as
When the number of SMs and switching frequency is large enough, the harmonic components in the average switching functions can be ignored, since the high-frequency components have minor impact on the capacitor voltages and currents [15] . Therefore, the expression of the average switching functions can be obtained from (4) and (6):
According to the analytical mathematical model of MMC [9] , the arm current of phase a can be expressed as
where I r2m and θ 2 are the amplitude and initial phase of the second harmonic circulating current. And the common mode component of the arm current of phase a, which is also referred to as the circulating current in this paper, can be expressed as
Based on the switching function, the capacitor current of the ith SM in corresponding arm can be expressed as (11) .
Then the average capacitor currents can be calculated using the average switching functions:
i cna,i = S na.ave i na (12) where i cpa,ave and i cna,ave denote the average capacitor current in upper and lower arms. Substituting (8) and (9) into (12), the expressions of i cpa,ave and i cna,ave can be obtained as (13) and (14):
third order component (13) i cna,ave
third order component (14) Since the capacitor voltage fluctuates around the rated value during steady-state operation, the dc component of the average capacitor current in (13) and (14) should be zero. It can also be proved by the energy balance between the AC and DC sides [25] .
The capacitor voltage balancing algorithm is usually applied to balance the capacitor voltages among all the SMs in the same arm. At a reasonable switching frequency, such as 200-300 Hz, the variations among the capacitor voltages in the same arm can be limited to within 3% [17] . Thus, the capacitor voltage of each SM in a given arm can be considered equal to the average capacitor voltage of SMs in the corresponding arm, which is defined as (15):
Here in (15) , u cpa,ave and u cna,ave are the arm average capacitor voltages, which denote the average value of all SM capacitor voltages in the corresponding arm of phase a. Substituting (13) and (14) into (15) , the expressions of u cpa,ave and u cna,ave can be obtained as (16) and (17) (17) It is shown in (16) and (17) that the fundamental-frequency component and third-order harmonic component of the upper and lower arms are opposite in sign, while the second harmonic component are same. When the second harmonic circulating current I r2m is eliminated to 0 by the CCSC, the arm average capacitor voltage can be expressed as:
In addition, according to (16) and (17), the second harmonic voltage can be eliminated when the second harmonic circulating current are controlled as follows
Substituting (19) into (16) and (17), the arm average capacitor voltages become
The above equation proves that there is a second harmonic circulating current that can eliminate the second harmonic component of the capacitor voltage. Compared with the arm average capacitor voltage in (18) , the second order component is canceled in (20) while a third harmonic component with smaller amplitude appears instead. Additionally, the amplitude of fundamental component in (20) is lower than that in (18) according to the relationship between I dc and I vm in steady-state operation of MMC [25] . These factors lead to a reduction in the capacitor voltage fluctuation compared to the case of eliminating the second harmonic circulating current.
III. SECOND HARMONIC CAPACITOR VOLTAGE ELIMINATING CONTROLLER
In this section, the determination of circulating current reference will be realized by a PI controller. There are mainly two targets, the injection of the second harmonic circulating current given by (19) and the elimination of the second harmonic capacitor voltage without a static error.
Define the common mode component of arm average capacitor voltage in phase j as
Substituting (16) and (17) into (21) and making a similar derivation for phase b and phase c, the expressions of u ccomj,ave can be obtained as
The three-phase common mode component of the arm average capacitor voltage can be transformed into two dc components in the d −2 q −2 rotating reference frame. The transformation matrix T abc−dq (-2ωt) is expressed as (23) :
cos 2ωt cos(2ωt + Applying the transformation matrix to (22) 
where u ccomd,ave and u ccomq,ave denote the dq components of u ccomj,ave in the d −2 q −2 rotating reference frame. The dc components are eliminated during the transformation process, so u ccomd,ave and u ccomq,ave also denote the dq components of second harmonic capacitor voltage. According to (10) , the expression of the three-phase circulating currents are expressed as follows:
Applying the transformation matrix to (25) 
Because the dc components of both are eliminated during the transformation, (27) can also explain the relationship between the second harmonic component of arm average capacitor voltage and circulating current. Since they are linear in steady-state according to (27) , it is feasible to use a simple PI controller to generate the reference value of second harmonic circulating current i cir_ref based on the second harmonic component of arm average capacitor voltage u ccom,ave and its reference value.
Based on the mathematical model in (27), a second harmonic capacitor voltage eliminating controller (SHCVEC) is designed and the control structure is shown in Fig. 3 . The SHCVEC consists of an outer controller and an inner controller. In the outer controller, the common mode component of arm average capacitor voltages (i.e., u ccomj,ave ) are calculated according to (21) and transformed into dq components (i.e., u ccomd,ave and u ccomq,ave ) by applying (23) . The values of u ccomd,ave_ref and u ccomq,ave_ref are set to zero because the control purpose is to eliminate the second harmonic capacitor voltage and eventually suppress the capacitor voltage fluctuation. At the end of the outer controller, the reference value of second harmonic circulating current i cird_ref and i cirq_ref are obtained by PI controllers. The structure of inner controller is designed to be same as the circulating current suppressing controller [17] , except that the reference values of the circulating current come from the outer controller.
The overall control structure of MMC with SHCVEC is shown in Fig.4 
In order to highlight the advantage of the proposed controller, the features of SHCVEC and several typical circulating controllers are shown in Table 1 . Among the four methods, the CCSC can eliminate the circulating current and suppress the arm current to the minimum value, while Fig.3 . This is also the most dramatic VOLUME 7, 2019 improvement of the SHCVEC because the second harmonic capacitor voltage can be eliminated without a static error.
IV. CASE STUDY A. STUDY SYSTEM
To verify the effectiveness and feasibility of SHCVEC, a twoterminal MMC-HVDC model is established with the timedomain simulation tool PSCAD/EMTDC, as plotted in Fig. 5 .
The main circuit parameters are listed in Table 2 . The parameters of the two converter stations and their connected AC systems are the same. MMC-1 regulates the active and reactive power with the direction shown in Fig.5 , and MMC-2 controls the dc-side voltage and reactive power. The reactive power reference of both MMCs is set as zero, and the active power reference of MMC-1 is set as 400 MW. The dc-side voltage is controlled at 400 kV by MMC-2.
B. PERFORMANCE OF STEADY-STATE OPERATION
In order to verify the effectiveness of the SHCVEC, the CCSC is used to produce the reference value of common mode arm voltage u comj_ref before t = 1.0 s, and the SHCVEC is enabled after t = 1.0 s. The waveforms of MMC-1 before and after SHCVEC enabled are shown in Fig. 6 . Fig. 6(a) shows the common mode component of arm average capacitor voltage of phase a. It is noted that the second harmonic component is eliminated after SHCVEC enabled. Fig 6(b) shows the upper arm average capacitor voltage of phase a. It can be concluded that the peak-to-peak value of the arm average capacitor voltage is 0.30 kV before t = 1.0 s and is reduced to 0.24 kV after SHCVEC is enabled, which verifies the effectiveness of SHCVEC. Fig 6(c) shows the upper arm current of phase a. It can be calculated that the rms value of the upper arm current is 0.67 kA before t = 1.0 s and increases to 0.70 kA after the SHCVEC is enabled. Fig 6(d) shows the output current of phase a. As can be seen, there is no noticeable change in the ac-side quantities after the SHCVEC is enabled. This demonstrates that the SHCVEC has little adverse effect on the outer dynamic performances of the MMC. Fig.7 shows the harmonic components of arm average capacitor voltage before and after enabling SHCVEC. It can be seen that the second harmonic component is significantly suppressed with SHCVEC. The Total Harmonic Distortion (THD) of upper arm average capacitor voltage is 24.58% without SHCVEC, whereas it is reduced to 6.56% after SHCVEC is enabled.
C. PERFORMANCE DURING AC SYSTEM FAULT
The SHCVEC is enabled initially and a three-phase ground fault occurs at point A on the AC side of MMC-1 at t = 1.0 s. The fault is cleared after 0.1 s. The waveforms of MMC-1 during fault are shown in Fig. 8 . As plotted in Fig. 8 , the waveform fluctuates during the fault, and recovers back to steadystate shortly after the fault is cleared. The dynamic response of the MMC with CCSC is shown in Fig.9 for comparison. As can be seen, there is no significant difference in waveforms of Fig.8 and Fig.9 . The comparison results show that SHCVEC will not adversely affect the recovery time after the fault. This demonstrates that the dynamic response of MMC with SHCVEC is as good as the case with CCSC.
V. PERFORMANCE IN DIFFERENT OPERATION CONDITIONS
Compared with CCSC, SHCVEC generates a second harmonic component in the arm current to suppress the capacitor voltage fluctuation. However, it increases the rms value of arm currents, which leads to higher power losses than the case with CCSC. To evaluate the performance of SHCVEC, the peak-to-peak fluctuation amplitude of capacitor voltage V cp−p and the rms value of arm current I arm,rms with SHCVEC and CCSC are compared in this section. The test system in section IV is still used to study how V cp−p and I arm,rms of MMC change when the operation condition changes. In this section, the active power P 1 and reactive power Q 1 of MMC-1 are controlled to satisfy (29) so that the output power of MMC-1 is always within its rated capacity. And the direction of P 1 and Q 1 are shown in Fig.5 .
V cp−p and I arm,rms of a large number of typical operation conditions within the rated capacity are calculated based on PSCAD/EMTDC. Fig 10 and Fig 11 show the performance of the SHCVEC and CCSC, respectively. In both cases, the maximum capacitor voltage fluctuation of MMC-1 are produced when P 1 = 0 pu and Q 1 = −1 pu. The maximum value with SHCVEC is 0.35 kV while the maximum value with CCSC is 0.43 kV. This means that the maximum value of capacitor voltage fluctuation can be suppressed by 18.6% by using SHCVEC instead of CCSC, which eventually reduces the required SM capacitance. While the maximum value of I arm,rms only increases from 0.67 kA to 0.70 kA by using SHCVEC instead of CCSC.
To evaluate the difference between SHCVEC and CCSC, Fig.12 shows the amount of capacitor voltage fluctuation reduction V cp−p and the amount of rms arm current increase I arm,rms after applying SHCVEC. It can be seen that the maximum change value of both appear at the same point (P 1 = 0 pu, Q 1 = −1 pu). The maximum value of V cp−p is 0.14 kV and the maximum value of I arm,rms is 0.086 kA. For typical operation conditions such as P 1 = 1 pu Q 1 = 0 pu and P 1 = −1 pu Q 1 = 0 pu, the fluctuation of capacitor voltage is suppressed by 22.5% and 19.9% respectively by applying SHCVEC, while the amount of rms arm current only increases by 4.5% and 4.2%. From the comparison, it can be seen that the SHCVEC can effectively suppress the capacitor voltage fluctuation with only a small increase of arm current. Therefore the SHCVEC is proven to provide a compromise solution between reducing the capacitor voltage fluctuation and the power losses of MMC.
VI. CONCLUSION
In this paper, a second harmonic capacitor voltage eliminating controller (SHCVEC) consisting of an outer controller and an inner controller is proposed. The mathematical model of MMC based on the average switching function is studied first. Then the relationship between the second harmonic capacitor voltage and circulating currents are derived in the d −2 q −2 rotating reference frame. Based on this relationship, the circulating current reference can be determined by the outer PI controller which is designed to control the second harmonic capacitor voltage to zero. Therefore the generated circulating current can completely eliminate the second harmonic of the capacitor voltage and eventually suppress the capacitor voltage fluctuation. Simulation results based on the PSCAD/EMTDC verify the effectiveness and feasibility of the SHCVEC during both steady-state and AC-system faults. The performance of SHCVEC is evaluated and compared with circulating current suppressing control in terms of capacitor voltage fluctuation and rms arm currents. The results show that the SHCVEC provides a compromise solution between reducing the capacitor voltage fluctuation and the power losses of MMC. 
